

**APJ ABDULKALAM TECHNOLOGICAL UNIVERSITY
08 PALAKKAD CLUSTER**

Q. P. Code : VLS0819352-I

(Pages: 2)

Name:

Reg. No:.....

SECOND SEMESTER M.TECH. DEGREE EXAMINATION APRIL 2019

Branch: ELECTRONICS AND COMMUNICATION ENGINEERING Specialization: VLSI DESIGN

08EC6352(B) SOC DESIGN AND VERIFICATION

Time:3 hours

Max. marks: 60

Answer all six questions.

Modules 1 to 6: Part 'a' of each question is compulsory and answer either part 'b' or part 'c' of each question.

Q.no.	Module 1	Marks
1.a	Analyse the design specification required in a soc design.	3
Answer b or c		
b	Sketch and explain the canonical SOC design.	6
c	Propose the valuable steps for top-down design process in SOC. Judge the top-down design process with bottom-up design process.	6

Q.no.	Module 2	Marks
2.a	Show that the buffer cannot be placed appropriately in the hard macros.	3
Answer b or c		
b	Distinguish between soft IP and hard IP.	6
c	Construct the core connect block diagram and explain the basic interface issues.	6

Q.no.	Module 3	Marks
3.a	Identify activities and tools in macro integration process.	3
Answer b or c		
b	Explain the top-level macro design with an example.	6

